## Low Skew, $\div 2/4, \div 4/6$ ,

## DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

#### GENERAL DESCRIPTION



The ICS87339-01 is a low skew, high performance Differential-to-3.3V LVPECL / ECL Clock Generator/Divider and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS87339-01 has one


differential clock input pair. The CLK, nCLK pair can accept most standard differential input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS87339-01 ideal for clock distribution applications demanding well defined performance and repeatability.


#### **F**EATURES

- Two divide by 2/4 differential 3.3V LVPECL outputs; two divide by 4/6 differential 3.3V LVPECL outputs
- One differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum input frequency: 1GHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input
- Output skew: 35ps (maximum)
- Part-to-part skew: 385ps (maximum)
- Bank skew: Bank A 30ps (maximum)
   Bank B 25ps (maximum)
- Propagation delay: 2.1ns (maximum)
- LVPECL mode operating voltage supply range:  $V_{CC} = 3V$  to 3.6V,  $V_{EE} = 0V$
- ECL mode operating voltage supply range:  $V_{CC} = 0V$ ,  $V_{FF} = -3.6V$  to -3V
- 0°C to 70°C ambient operating temperature
- · Industrial temperature information available upon request
- Available in both standard and lead-free RoHS compliant packages

#### BLOCK DIAGRAM



#### PIN ASSIGNMENT



ICS87339-01 20-Lead SOIC, M Package 7.5mm x 12.8mm x 2.25 package body Top View

# ICS87339-01 Low Skew, ÷2/4,÷4/6, DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 8, 20	V <sub>cc</sub>	Power		Positive supply pins.
2	nCLK_EN	Input	Pulldown	Clock enable.
3	DIV_SELB	Input	Pulldown	Selects divide value for Bank B outputs as described in Table 3. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Non-inverting differential clock input.
5	nCLK	Input	Pullup	Inverting differential clock input.
6	RESERVED	Reserve		Reserve pin.
7	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (Qx) to go low, and the inverted outputs (nQX) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.
9	nc	Unused		No connect.
10	DIV_SELA	Input	Pulldown	Selects divide value for Bank A outputs as described in Table 3. LVCMOS / LVTTL interface levels.
11	$V_{EE}$	Power		Negative supply pin.
12, 13	nQB1, QB1	Output		Differential output pair. LVPECL interface levels.
14, 15	nQB0, QB0	Output		Differential output pair. LVPECL interface levels.
16, 17	nQA1, QA1	Output		Differential output pair. LVPECL interface levels.
18, 19	nQA0, QA0	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

TABLE 3. CONTROL INPUT FUNCTION TABLE

Inputs				Outputs			
MR	nCLK_EN	DIV_SELA	DIV_SELB	QA0, QA1	nQA0, nQA1	QB0, QB1	nQB0, nQB1
1	Х	Х	Х	LOW	HIGH	LOW	HIGH
0	1	Х	X	Not Switching	Not Switching	Not Switching	Not Switching
0	0	0	0	÷2	÷2	÷4	÷4
0	0	0	1	÷2	÷2	÷6	÷6
0	0	1	0	÷4	÷4	÷4	÷4
0	0	1	1	÷4	÷4	÷6	÷6

NOTE: After nCLK\_EN switches, the clock outputs stop switching following a rising and falling input clock edge.

## Low Skew, ÷2/4,÷4/6, DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR




FIGURE 1A. MR TIMING DIAGRAM




FIGURE 1B. nCLK\_EN TIMING DIAGRAM

### ICS87339-01

Low Skew,  $\div 2/4, \div 4/6$ ,

## DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

#### ABSOLUTE MAXIMUM RATINGS

(Junction-to-Ambient)

Supply Voltage, V<sub>cc</sub> 4.6V (LVPECL mode, V<sub>FF</sub> = 0) | **NOTE:** Stresses beyond those listed under Absolute Negative Supply Voltage,  $V_{FF}$ -4.6V (ECL mode,  $V_{CC} = 0$ ) Inputs, V, (LVPECL mode) -0.5V to  $V_{\rm CC}$  + 0.5 V Inputs, V, (ECL mode)  $0.5V \text{ to } V_{FF} - 0.5V$ 

Outputs, Io Continuous Current 50mA Surge Current 100mA V<sub>BB</sub> Sink/Source, I<sub>BB</sub>  $\pm 0.5 mA$ Operating Temperature Range, TA -40°C to +85°C -65°C to 150°C Storage Temperature,  $T_{\rm STG}$ Package Thermal Impedance,  $\theta_{JA}$ 46.2°C/W (0 lfpm) Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 0.3V$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Positive Supply Voltage		3.0	3.3	3.6	V
I <sub>EE</sub>	Power Supply Current				105	mA

#### Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{cc} = 3.3V \pm 0.3V$ , $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		$V_{cc} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	nCLK_EN, MR, DIV_SELA, DIV_SELB	$V_{IN} = V_{CC} = 3.6V$			150	μΑ
I <sub>IL</sub>	Input Low Current	nCLK_EN, MR, DIV_SELA, DIV_SELB	$V_{IN} = 0V, V_{CC} = 3.6V$	-5			μΑ

#### Table 4C. Differential DC Characteristics, $V_{CC} = 3.3V \pm 0.3V$ , $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK	$V_{IN} = V_{CC} = 3.6V$			5	μA
I <sub>IH</sub>	Imput High Current	CLK	$V_{IN} = V_{CC} = 3.6V$			150	μA
	Input Low Current	nCLK	$V_{_{IN}} = 0V, V_{_{CC}} = 3.6V$	-150			μΑ
' <sub>IL</sub>	Input Low Current	CLK	$V_{_{IN}} = 0V, V_{_{CC}} = 3.6V$	-5			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			V <sub>EE</sub> + 0.5		V <sub>CC</sub> - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{\rm cc}$  + 0.3V.

NOTE 2: Common mode voltage is defined as  $V_{H}$ .

## LOW SKEW, ÷2/4,÷4/6, DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

Table 4D. LVPECL DC Characteristics,  $V_{\rm CC} = 3.3 V \pm 0.3 V$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 $\Omega$  to V  $_{cc}$  - 2V.

Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 0.3V$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency					1	GHz
t <sub>PD</sub>	Propagation Delay to Ou	utput; NOTE 1	CLK to Q (Diff)	1.6		2.1	ns
tsk(o)	Output Skew; NOTE 2, 5	5			20	35	ps
tol(/b)	Donk Ckows NOTE 2. F	Bank A			20	30	ps
tsk(b)	Bank Skew; NOTE 3, 5	Bank B			12	25	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 5					385	ps
t <sub>s</sub>	Setup Time	nCLK_EN to CLK		350			ps
t <sub>H</sub>	Hold Time	CLK to nCLK_EN		100			ps
t <sub>RR</sub>	Reset Recovery Time					400	ps
t <sub>PW</sub>	Minimum Pulse Width	CLK		550			ps
$t_{R}/t_{F}$	Output Rise/Fall Time		20% to 80%	100		600	ps
odc	Output Duty Cycle			48		52	%

All data taken with outputs ÷4.

All parameters measured up to 1GHz unless noted otherwise.

This device does not add measureable jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.


NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.


## Low Skew, ÷2/4,÷4/6, DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

### PARAMETER MEASUREMENT INFORMATION







#### 3.3V OUTPUT LOAD AC TEST CIRCUIT




#### DIFFERENTIAL INPUT LEVEL




#### **OUTPUT SKEW**




PART-TO-PART SKEW



#### BANK SKEW



#### **OUTPUT RISE/FALL TIME**



PROPAGATION DELAY

## LOW SKEW, ÷2/4,÷4/6, DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR


### DITTENENTAL TO 0.00 EVI EOL/ LOL SLOOK GENETIATO

#### **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{CC}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm CC}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS: OUTPUTS:

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## Low Skew, $\div 2/4, \div 4/6$ ,

## DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 3A to 3E show interface examples for the HiPerClockS CLK/ nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please

consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 3E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

## LOW SKEW, ÷2/4,÷4/6, DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

### DIFFERENTIAL TO 3.3 V LVT LOL OLOGN GENERATOR

#### TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched imped-

ance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION

Low Skew,  $\div 2/4, \div 4/6,$ 

## DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

#### POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS87339-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS87339-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 0.3V = 3.6V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>CC MAX</sub> = 3.6V \* 105mA = 378
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 30mW = 120mW

Total Power MAX (3.6V, with all outputs switching) = 378mW + 120mW = 498mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS $^{TM}$  devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{IA}$  =Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{\Delta}$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\rm JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 39.7°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.498\text{W} * 39.7^{\circ}\text{C/W} = 89.8^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{ia}$  for 20-pin SOIC, Forced Convection


θ by Velocity (Linear Feet per Minute)								
JA	0	200	500					
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W					
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W					
NOTE: Most modern PCB designs use multi-layered bo	NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.							

## Low Skew, ÷2/4,÷4/6,

## DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

#### 3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$$

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$$

$$(V_{CC\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd\_L = [(V_{\text{OL\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

## ICS87339-01

## LOW SKEW, ÷2/4,÷4/6, DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

## RELIABILITY INFORMATION

#### Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for 20 Lead SOIC

## $\boldsymbol{\theta}_{_{JA}}$ by Velocity (Linear Feet per Minute)

200 500 Single-Layer PCB, JEDEC Standard Test Boards 83.2°C/W 65.7°C/W 57.5°C/W Multi-Layer PCB, JEDEC Standard Test Boards 46.2°C/W 39.7°C/W 36.8°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS87339-01 is: 1745

Compatible with MC100LVEL39

## Low Skew, ÷2/4,÷4/6, DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

#### PACKAGE OUTLINE - M SUFFIX FOR 20 LEAD SOIC




TABLE 8 PACKAGE DIMENSIONS

SYMBOL	Millin	Millimeters				
STWIBOL	Minimum	Maximum				
N	2	0				
Α		2.65				
A1	0.10					
A2	2.05	2.55				
В	0.33	0.51				
С	0.18	0.32				
D	12.60	13.00				
Е	7.40	7.60				
е	1.27 E	BASIC				
Н	10.00	10.65				
h	0.25	0.75				
L	0.40	1.27				
α	0°	8°				

Reference Document: JEDEC Publication 95, MS-013, MO-119

## ICS87339-01

## LOW SKEW, ÷2/4,÷4/6, DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS87339AM-01	ICS87339AM01	20 lead SOIC	Tube	0°C to 70°C
ICS87339AM-01T	ICS87339AM01	20 lead SOIC	1000 Tape & Reel	0°C to 70°C
ICS87339AM-01LF	ICS87339A01L	20 lead "Lead-Free" SOIC	Tube	0°C to 70°C
ICS87339AM-01LFT	ICS87339A01L	20 lead "Lead-Free" SOIC	1000 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.